



RECEIVED  
JUL 21 1999  
TC 2700 MAIL ROOM

PA 3007148 v1




# 8

RECEIVED

APR 29 1999

Group 2700

FORM PTO-1449 (Modified)		Attorney Docket No.: 12172-004530		Application No.: 09/057,861	
LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		Applicant: Howard G. Sachs		Filing Date: April 9, 1998	
Reference Designation		U.S. PATENT DOCUMENTS		Page 1	
Examiner Initial	Document No.	Date	Name	Class	Sub-class
Filing Date (If Appropriate)					
FOREIGN PATENT DOCUMENTS					
	Document No.	Date	Country	Class	Sub-class
Translation (Yes/No)					
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)					
✓✓ AA	Adams et al., "HARP: A Statically Scheduled Multiple-Instruction-Issue Architecture and its Compiler", <u>Technical Report 163</u> , University of Hertfordshire, Hatfield, Herts UK, pp. 1-8, September 1993				
AB	Arya et al., "An Architecture for High Instruction Level Parallelism", pp. 1-21, <u>1/1995</u> .				
AC	Beck et al., "The Cydra 5 Minisupercomputer: Architecture and Implementation", <u>J. Supercomputing</u> , 7:143-179 (1993)				
AD	Butler, et al., "Single Instruction Stream Parallelism Is Greater than Two", 1991 ACM, pp. 276-286				
AE	Chang et al., "Comparing Static and Dynamic Code Scheduling for Multiple-Instruction-Issue Processors", <u>Proceedings of the 24<sup>th</sup> International Symposium on Microarchitectures - MICRO24</u> , pp. 1-9, 1991				
AF	Chen, "The Effect of Code Expanding Optimizations on Instruction Cache Design", <u>IEEE Transactions on Computers</u> , 42(9) pp. 1045-1057, September 1993				
AG	Colwell, et al., "A VLIW Architecture for a Trace Scheduling Compiler", <u>IEEE Transactions on Computers</u> , 37(8) pp. 967-979, August 1988				
AH	Conte, "Trade-Offs in Processor/Memory Interfaces for Superscalar Processors", MICRO-25, <u>The 25<sup>th</sup> Annual International Symposium on Microarchitecture</u> , December 1992				
AI	Dehnert et al., "Compiling for the Cydra 5", <u>J. Supercomputing</u> , 7, pp. 181-227, May 1993				
AJ	Fisher et al., "Instruction-Level Parallel Processing", <u>Science</u> , 253, pp. 1233-1241, September 1991				
AK	Fisher et al., "Parallel Processing: A Smart Compiler and a Dumb Machine", <u>ACM-Sigplan 84 Compiler Construction Conference</u> , 19(6), June 1984				
AL	Fisher, "Trace Scheduling: A Technique for Global Microcode Compaction", <u>IEEE Transactions on Computers</u> , C-30(7):478-490 July 1981				
AM	Fisher, "Very Long Instruction Word Architectures and the ELI-512", <u>Proceedings of the 10<sup>th</sup> Symposium on Computer Architecture</u> , ACM Press, pp.140-150 (1983)				
AN	Gee et al., "Cache Performance of the SPEC92 Benchmark Suite", <u>IEEE MICRO</u> , pp. 17-27, August 1993				
AO	Gwennap, "Visionaries See Beyond Superscalar", <u>Microprocessor Report</u> , pp. 18-19, December 6, 1993				
AP	Hennessy et al., "Computer Technology and Architecture: An Evolving Interaction", <u>IEEE Computer</u> , pp.18-29, September 1991				
AQ	Hsu et al., "Highly Concurrent Scalar Processing", <u>13<sup>th</sup> International Symposium on Computer Architecture</u> , pp. Tokyo, 1986, pp. 1-10				
AR	Johnson, "Superscalar Microprocessor Design", Prentice-Hall, Englewood Cliffs, New Jersey, 1991				
AS	Karl, "Some Design Aspects for VLIW Architectures Exploiting Fine-Grained Parallelism", <u>Proceedings of the 5<sup>th</sup> International PARLE Conference</u> , pp. 582-599, June 1993				
AT	Lam et al., "Limits of Control Flow on Parallelism", <u>Computer Architecture News</u> , 20(2):46-57 (1992)				
AU	Lam, "Software Pipelining: An Effective Scheduling Technique for VLIW Machines", <u>Proceedings of ACM SIGPLAN '88 Conference on Programming Language Design and Implementation</u> , pp. 318-328, June 1988				
AV	Mahlke et al., "Effective Compiler Support for Predicated Execution Using the Hyperblock", MICRO 25, <u>Proceedings of the 25<sup>th</sup> Annual International Symposium on Microarchitectures</u> , IEEE Computer Society Press, pp. 45-54, December 1992				
✓ AW	Mahlke et al., "Sentinel Scheduling for VLIW and Superscalar Processors", <u>In Proceedings of ASPLOS V</u> , 27(9) pp. 238-247, September 1992				



FORM PTO-1449 (Modified)		Attorney Docket No.: 12172-004530	Application No.: 09/057,861
LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		Applicant: Howard G. Sachs	
		Filing Date: April 9, 1998	Group: 2784 <del>2758</del> 2154
<u>VV</u> AX	Moon et al., "An Efficient Resource-Constrained Global Scheduling Technique for Superscalar and VLIW Processors", MICRO 25, <u>Proceedings of the 25<sup>th</sup> Annual International Symposium on Microarchitecture</u> , pp. 55-71, December 1992		
AY	Nicolau et al., "Measuring the Parallelism Available for Very Long Instruction Word Architectures", <u>Transactions on Computers</u> , C-33(11), pp. 968-976, November 1984		
AZ	Oyang et al., "A Cost Effective Approach to Implement A Long Instruction Word Microprocessor", <u>Architecture News</u> , 18(1), March 1990, pp. 59-72		
BA	Pan et al., "Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation", <u>Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V)</u> , Vol. 27, pp. 76-84 (1992)		
BB	Park et al., "On Predicated Execution", <u>Technical Report HPL-91-58</u> , Hewlett-Packard Laboratories May 1991		
BC	Rau, "Cydra™ 5 Directed Dataflow Architecture", <u>Proceedings of COMPCON</u> 1988		
BD	Rau, "Dynamic Scheduling Techniques for VLIW Processors", <u>Technical Report HPL-93-52</u> , Hewlett-Packard Laboratories, June 1993		
BE	Rau et al., "Efficient Code Generation for Horizontal Architectures: Compiler Techniques and Architectural Support", <u>Proceedings of the Ninth Annual International Symposium on Computer Architecture</u> , pp. 131-139, 1982		
BF	Rau et al., "Instruction-Level Parallel Processing: History, Overview and Perspective", <u>J. Supercomputing</u> , Vol. 7, pp. 9-50 (1993)		
BG	Rau, et al. (Editors), "Instruction-Level Parallelism", reprint from <u>J. Supercomputing</u> , 7(1/2), 1993		
BH	Schuette et al., "Instruction-Level Experimental Evaluation of the Multiflow TRACE 14/300 VLIW Computer", <u>J. Supercomputing</u> , Vol. 7, pp. 249-271 (1993)		
BI	Silberman et al., "An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures", <u>IEEE Computer</u> , 26(6), pp. 39-56, June 1993		
BJ	Sites (Editor), "Alpha Architecture Reference Manual", Digital Press 1992		
BK	Smith et al., "Boosting Beyond Static Scheduling in a Superscalar Processor", <u>IEEE Computer</u> , pp. 344-353, 1990		
BL	Steven et al., "An Evaluation of the iHARP Multiple-Instruction-Issue Processor", Division of Computer Science, Univ. of Hertfordshire, Hatfield, Hertfordshire, pp. 1-8, <u>9/1995</u>		
BM	Stone et al., "Computer Architecture in the 1990s", <u>IEEE Computer</u> , pp. 30-37, September 1991.		
BN	Tjaden et al., "Detection and Parallel Execution of Parallel Instructions", <u>IEEE Transactions on Computers</u> , C-19(10):889-895 October 1970		
BO	Uht, "Extraction of Massive Instruction Level Parallelism", <u>Computer Architecture News</u> , 21(3):5-12, <u>6/1993</u>		
BP	The SPARC Architecture Manual, Version 8, Prentice Hall, New Jersey, 1992		
BQ	Wall, "Limits of Instruction Level Parallelism", <u>Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operation Systems</u> , pp. 176-188, April 1991		
BR	Warter et al., "Enhanced Modulo Scheduling for Loops With Conditional Branches", MICRO 25, <u>Proceedings of the 25<sup>th</sup> Annual International Symposium on Microarchitecture</u> , pp. 170-179 (1992)		
BS	Warter et al., "The Benefit of Predicated Execution for Software Pipelining", <u>HICSS-26 Conference Proceedings</u> , Vol. 1, pp. 497-506, January 1993		
<u>BT</u>	Weaver et al. (Editors), "The SPARC Architecture Manual - Version 9", SPARC International Inc., PTR Prentice Hall, Englewood Cliffs, New Jersey, 1994		
EXAMINER <u>V. VU</u>		DATE CONSIDERED <u>12-3-99</u>	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

RECEIVED  
APR 29 1999  
Group 2700